Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Charge/Substrate pump for ESD protection??

Status
Not open for further replies.

MPANDEJEE

Newbie level 1
Joined
Oct 23, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Sydney
Activity points
1,287
what do u mean by charge pump and substrate pump for ESD protection?
When and why is it used and also can anybody explain it using a simple circuit example..
its urgent

Thank you
 

Hi Mpandejee

A substrate pump is used to ensure uniform triggering of the parasitic bipolar NPN inside NMOS devices.

For instance if you are using silicided (no foundry rules) output drivers then a substrate pump circuit can be used to ensure that all device fingers are conducting the ESD current uniformly.

People like Polgreen, Chatterjee, Amerasekera and Duvvury have reported about these approaches in the early 90-ties. Such substrate pump will locally (middle of the NMOS) increase the voltage of the substrate.

A paper that you can use as a starting point with references to other relevant papers was written by Duvvury from Texas Instruments in 2000. ("Substrate pump NMOS for ESD protection applications" - https://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=890022)

A charge pump can be used for disabling ESD protection during normal operation. For instance you could use an ESD protection transistor that is turned on unless its gate is biased highly positive (beyond Vdd) or negative.

I hope this helps you further...

ES
 

ESDSolutions said:
A charge pump can be used for disabling ESD protection during normal operation. For instance you could use an ESD protection transistor that is turned on unless its gate is biased highly positive (beyond Vdd) or negative.

Thanks for the discussion. ESD is always trouble for me too

When would this be used? The ESD I used have snapback voltages above the power supply voltage
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top