Character Generator RAM

Thread starter mizogen
Start date Dec 8, 2009

Status: Not open for further replies.

Dec 8, 2009

mizogen

Newbie level 1

Hello, I'm new in VHDL and FPGA but I have to make a project of OSD in TV. I've already done ROM with character-map (many types of fonts), but I've got problem with RAM with the (text). I want it to address the right row in the ROM. Do you have any idea how should it ook like in VHDL ? Sorry for my English....

Status: Not open for further replies.

Similar threads

K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
K
LPDDR4 RAM speed reduced by half when boards are separated
- Started by kakiitek
- Apr 23, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
Asynchronous, Asymmetrical FIFO using logiCORE FIFO Generator in Vivado
- Started by hassannriaz
- May 30, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
S
How to Test Ram Speed With Kintex-7
- Started by strahd_von_zarovich
- Oct 17, 2022
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
when I intialize block RAM and I want to use block RAM in a FOR I faced with this invalid memory name?
- Started by stackprogramer
- Oct 22, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

Character Generator RAM

mizogen

Newbie level 1

Similar threads

Privacy & Transparency

Privacy & Transparency