Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

captab question in hspice

Status
Not open for further replies.
T

tool462

Newbie level 1
Joined
Dec 8, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
When running a captab sim in hspice, I've noticed that long net names are getting truncated in the output file, since they are printed in fixed width columns. Is there any way to fix this? Floating width columns or one entry per line would both work for me.

Example setup (relevant portion):

x0 net0 super_long_net_name net3 INSTANCE_NAME

Example output:

+0:net0 = 1.3e-13 0:super_lo= 1.5e-14 0:net3 = 2.5e-15


Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top