Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can you implement a line locked PLL with jitter ?

Status
Not open for further replies.

solvall_ex1

Newbie level 5
Joined
Dec 26, 2005
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
PLL Jitter

PLL Freq ==27Mhz
line period ==63us.

is it possible to implement a line locked PLL with jitter as less as 0.1ns?
 

solvall

Junior Member level 2
Joined
Apr 5, 2005
Messages
24
Helped
7
Reputation
14
Reaction score
0
Trophy points
1,281
Activity points
1,443
Re: PLL Jitter

solvall_ex1 said:
PLL Freq ==27Mhz
line period ==63us.

is it possible to implement a line locked PLL with jitter as less as 0.1ns?
yes, it's possible. but jitter may also depend on line-up pulse
 

hanjiemy

Member level 3
Joined
Jun 11, 2004
Messages
54
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
428
PLL Jitter

sorry, how to cal?

thks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top