Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can you define 2 modules on the same page while coding in Modelsim?

Status
Not open for further replies.

sriramsv

Junior Member level 1
Joined
Mar 14, 2005
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,495
hi,

is it possible to define 2 modules in the same page while coding in Modelsim.
 

question in Verilog

Do you mean "in the same file"?
Yes. That works with any Verilog compiler.
 

Re: question in Verilog

sriramsv said:
hi,

is it possible to define 2 modules in the same page while coding in Modelsim.

yes you may use two module in same file/page, for example :


module abc(a,b,c); //design module
...
...
...
endmodule


module tb_abc; //testbench
...
...
...
endmodule


hope this help

regards,
smart
 

question in Verilog

yes,possible,in top-down modelling or bottom up modelling.If u want details I can send it.
 

question in Verilog

yes it is possible like

module abc (.....);


endmodule

module def (....);

endmodule

module xyz (....);

endmodule

however when you compile for running you have to invoked the option -v file.v if not some of the modules might not be detected during compile for simulation.
 

Re: question in Verilog

hi pinu,

yeah i want those details. if u could send me that will be gr8
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top