Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can we make a LATCH from FLIP FLOP

Status
Not open for further replies.

spartanthewarrior

Full Member level 2
Joined
Jun 13, 2007
Messages
122
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,142
Hi All,

Can any body tell me how to make a

LATCH from FLIP - FLOP.
 

The main difference between gated latch and FF is that latches are level sensitive while FF are edge sensitive. They both require the use of clock signal and are used in sequential logic. For a latch, the output tracks the input when the clock signal is high, so as long as the clock is logic 1, the output can change if the input also changes. FF on the other hand, will store the input only when there is a rising/falling edge of the clock.

Read this
**broken link removed**
http://esd.cs.ucr.edu/labs/tutorial/
http://en.wikipedia.org/wiki/Latch_(electronics)
 

Hi,

if the clock frequency is exactly equal to (setup+hold) time duration then the FF and latch.

Thanks & Regards,
Sri.

Added after 1 minutes:

Hi,

if the clock frequency is exactly equal to (setup+hold) time duration then the FF and latch are same.

Thanks & Regards,
Sri.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top