Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can i using sdf file of postsim gate netlist to apply xilinx ise tool?

Status
Not open for further replies.

u24c02

Advanced Member level 1
Joined
May 8, 2012
Messages
404
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,101
Hi all

I have gatenetlist for postsim and SDF. This files are produced from post simulation.
Of course, scan and Clock tree synthesis was did.

I'm going to apply this postsim gatenetlist to xilinx ISE with SDF for make FPGA bit file.
That is, i want to apply FPGA to netlist included delay information.
But i cant now know about the manners.

So i want to know how can i use gate netlist with SDF(from dc synthesis).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top