Can I use vivado HLS instead of synphony c compiler?

Similar threads

• N

  Launch Simulation Error in Vivado

  • Started by Natasha_
  • Nov 23, 2023
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  [SOLVED] any free SGMII IP for vivado

  • Started by aminpix
  • Oct 6, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• S

  how to set global include in synplify, like vivado "set global include"

  • Started by skyworld_cy
  • Dec 21, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  explanation of how to translate C code into verilog

  • Started by keikaku
  • Mar 5, 2024
  • Replies: 10

  PLD, SPLD, GAL, CPLD, FPGA Design
• Varying Verilog code simulation results in "Xilinx Vivado" compared to "Xilinx ISE"

  • Started by FlyingDutch
  • Sep 4, 2022
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design