Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
armulator with vcs for h/w s/w co - verificaioton ... hmm ..what I genrally do is use armcc and armasm compilers to generate the object files ... link it ... forms a elf file . Use fromelf utlilty to transfer this to intel hex format ... write more scripts to translate this to any format that you need .. preload these memory images into the memory model and then run ur simulations . Do let me know y u jpropose to link armulator and vcs??
I have to do Chip-level verification. Our chip is a SOC(Arm simulation core + verilog design) , but I use a sign-off arm model during simulation ,so the simulation speed is slow. Now I want to use arm ISS + wrapper to accelerate the simulation.But I couldn't find a arm ISS model that can connect to vcs directly, so I want to link armulator and vcs.
Some good Ideas?
Thanks a lot!