Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can anyone explain P+/P- CMOS process for me?

Status
Not open for further replies.
M

mike_bihan

Full Member level 3
Full Member level 3
Joined
Mar 21, 2002
Messages
182
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,531
According to my own understanding, this kind of process means that the substrate will all be heavily doped by default. Then, how to prevent it from heacy doping and keep high-resistivety? Which mask can help me to obtain that effect?

However, what does P- mean?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top