Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

calibre PEX extraction problem-- immediate help needed !

Status
Not open for further replies.

litwood

Newbie level 1
Joined
Apr 5, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
Hello,

I'm extracting a simple circuit block (double-balanced passive mixer), which has only 4 transistors, each has 64um total width, 64 fingers. After I did Calibre PEX extraction (R+C+CC), I noticed the CC term (coupled capacitance) is extremely large, on the order of 70fF, which does not make any sense.
I'm suspecting that Calibre also extract the gate capacitance during extraction. To prove that, I did a simple test. If I reduce the total transistor width from 64um each to 32um each, but not changing any interconnect, I noticed that the CC term reduces significantly, about 18fF less.
So has any one experienced similar problem? If Calibre is extracting wire cap only, then if I reduce the transistor size, the CC should not reduce.
I'm using IBM65nm PDK. Please help. Layout attached

Thanks
---litwood
 

Attachments

  • layout_passive.bmp
    1.2 MB · Views: 117

I only used IBM cmrf8sf(130nm) PDK, but I heard someone who used IBM 65nm PDK that It would extract the Cgs during extraction which may be a bug. I'm not sure about that, but you could verify it yourself or contact mosis if you are a mosis customer.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top