Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Calibre LVS runset settings

Status
Not open for further replies.

jbute18

Newbie level 1
Joined
Aug 8, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
I am writing a python script that automates the design (spice and gds) of a memory unit. After I add each sub-module (pre-charge array, colmn-mux, etc..) I run DRC and LVS using calibre. I run calibre lvs and drc in batch mode from the python script with my own runset file. The design does not pass LVS because I need to virtually connect the vdd and gnd rails. If I run lvs using the gui, I can select to virtually connect name and the design is lvs clean. Is there a way to add virtual connect statements to the runset file? Or someway to set the connect specification statements from the command line? Currently my runset file looks like this:

*cmnFDILayerMapFile: layers.map
*cmnFDIUseLayerMap: 1
*lvsERCDatabase: file.erc.results
*lvsERCSummaryFile: file.erc.summary
*lvsGroundNames: vss
*lvsIgnorePorts: 1
*lvsLayoutPaths: file.gds
*lvsLayoutPrimary: file
*lvsMaskDBFile: file.maskdb
*lvsPowerNames: vdd
*lvsReportFile: file.lvs.report
*lvsRulesFile: calibreLVS.rul
*lvsRunDir: directory
*lvsSourcePath: file.sp
*lvsSourcePrimary: file
*lvsSourceSystem: SPICE
*lvsSpiceFile: extracted.sp

Thanks.
 

Lvs virtual connect name vddd gndd
The above statement is needed in your run.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top