Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

calculate power dissipation for shift register

Status
Not open for further replies.

NARINA

Newbie level 5
Joined
Jan 20, 2011
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,328
How to measure power dissipation for out put of a shift register in Cadence?
 

If it's avg power you want, find the power through each flip flop by finding the avg current. Voltage should be Vdd. Then sum the avg power dissipation of each flip flop.

If it's max you want, use max instead of avg. Both are math operators in Cadence that you can use on any simulation run.
 
  • Like
Reactions: NARINA

    NARINA

    Points: 2
    Helpful Answer Positive Rating
Thanks for your reply. My circuit actually is a PN sequence and the output of this circuit goes to another circuit, so I want to calculate the level signal of the out put of the PN sequence which is a closed loop circuit
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top