Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence Virtuoso Layout & Multiple grounds

Status
Not open for further replies.

Emanuele

Newbie level 4
Joined
Feb 5, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Rome
Activity points
1,321
Hi everyone, i'm developing a layout using Cadence virtuoso and i have this problem:

My circuit is composed by shift registers and an analog circuit, so i need to use 2 "Vdd" and 2 grounds, the problem is that obviously i can only connect one of those grounds to Bulk, while i can easily give different potentials to different nwells. This causes me to have some Nmos transistors to have different grounds for sources and bulk....

Is there anyway to avoid this? i mean, is there anyway to have 2 diferent bulks voltages in same circuit? :/

I'm looking for any kind of solution thank you in advance ;D
 

Hi Emanuele,

Using 2 Vdd is logic. But why 2 GND ?
 

hehe ask to my professor....

im making a degree work for him and he wants to use two different vdd and grounds for digital and analog parts of the circuit...

do u think that there maybe any solution? other that make him change idea? ^^
 

What is the Voltages of your power supplies ? Is there a big difference ?
 

For Vdds they should both be 3.3V.... For the usage im going to make of thsi circuit, but since it could be used for other purposes too, they could one day be different... even of 2V....

For the grounds i obviously need them to be separated to prevent any "cross-problem" from digital to analog parts and viceversa...
 

Your fab may offer a deep N-well option that can do this.

With this, you can put NMOS in isolated P-wells, which are themselves implanted into deeper, isolated N-wells in the P-substrate.

Of course, this adds cost.
 

Hi Emanuele,

You can use different gnds (multiples ground) in your design :D , with out using DNwell :!:. :idea: You will use a logic layer known as PSUB2 and place it around one of the two grounds you have, and it will lead you to pass LVS

Thanks And best Regards
fady
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top