Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cadence tool ( -access +rwc bug )

which is best tool you think for the verilog rtl lever simulation

  • modelsim

    Votes: 0 0.0%
  • VCS

    Votes: 0 0.0%

  • Total voters
    0
Status
Not open for further replies.

sachinG

Newbie level 1
Joined
Mar 14, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore India
Activity points
1,291
hi all
I just found out a bug in ncverilog 5.4 version. It is requarding the -access +rwc elabration option.
Specifying and unspecifying the -access +rwc option leads to different simulation results.
This should not happen because -access +rwc is there just to enable visibility, but it is changing one of
dumped files.
it seems specifying -access +rwc gives the correct result.
The bug is there in the 3.4 version as well.
The bug is acknowledged by cadence people and they are looking for a fix.
So probably If you want to run regressions and haven't specifid -access +rwc option
and you see a testcase failing. Then Before correction ur design just enable -access +rwc option.
The testcase may just pass.

Have any of you come across a similar problem?



/regards
sachin
 

you should set -access +rwc ,or you can not run NC
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top