legendkiller
Junior Member level 1
Could anyone give me some info on standard cells in cadence? I would like to know the list of standard cells, then naming conventions etc? like when cadence converts the verilog module into a schematic entry, it picks the various modules based on the name right? where can i find all such info?