Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence Spectre Capacitance

Status
Not open for further replies.

tumati

Newbie level 5
Joined
Sep 18, 2004
Messages
9
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
71
For the Cadence Spectre simulation using BSIM3 model, does the capacitance in the DC operating point result such as Cgs, Cdg already include the overlap capacitance? i.e., does the value add both intrinsic device capacitance and parasitic capacitance?
Thanks. :wink:
 

Answer is YES, all included.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top