cadence schematic and Verilog model

Status
Not open for further replies.

pthoppay

Member level 4
Joined
Nov 6, 2005
Messages
79
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,288
Activity points
2,122
verilog from schematic cadence

Hi all,

My complete system has both digital and analog blocks. I want to know is there any way to simulate the complete system where the analog block is designed completely till transistor level and the digital block is represented by Verilog or VHDL code.

Thanks in advance.

Regards
 


Yes, there are, but they come from cadence's digital tool: IUS.

with IUS, you can invoke spectreVerilog, ultrasimVerilog, or AMS simulator.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…