Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
anybody can please explain me why this LO signal is given with this arrangement, what is the purpose of VCVS and at IF port also dc port is connected with 50 ohm value and again using VCVS. here is the figure of test bench