cadence mixed-mode simulation

Status
Not open for further replies.

ee171

Member level 5
Joined
Apr 19, 2002
Messages
86
Helped
4
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
455
Hi guys,
anyone has tutorial on mixed-mode simulation? Maybe using a simple verilog as a test bench vector generator testing the DAC? Thanks.
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…