Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence: Measuring Capacitance of a Node?

Status
Not open for further replies.

wylee

Full Member level 1
Full Member level 1
Joined
Feb 17, 2004
Messages
98
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Location
Malaysia
Activity points
1,031
measuring port capacitance

Let say I have a combinational logic gates which have 1 input node and 1 output node.

In Cadence, what method to use to measure the input capacitance (Cin) and output capacitance (Cout) of these two nodes?
 

lijianheng

Full Member level 2
Full Member level 2
Joined
Sep 29, 2006
Messages
125
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,826
input capacitance cadence

Maybe SP analysis. You can have a try.
 

thcm

Member level 2
Member level 2
Joined
Jun 13, 2004
Messages
52
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
379
measure capacitance in cadence

keep the bias ,then add a ac source using a very large cap connected to the node of interest.
 

Grig

Full Member level 4
Full Member level 4
Joined
Sep 3, 2004
Messages
220
Helped
36
Reputation
72
Reaction score
12
Trophy points
1,298
Activity points
1,469
measure capacitance cadence

Hi
Cin=imag(Y(1,1))/2/pi/freq
Cout=imag(Y(2,2))/2/pi/freq
 

gszczesz

Full Member level 2
Full Member level 2
Joined
May 17, 2005
Messages
131
Helped
30
Reputation
60
Reaction score
12
Trophy points
1,298
Activity points
3,014
node capacitance cadence

At the input, put a psin port in series with a VDC.
In the psin properties, set to to be port 1. Optinally set the type from sine to dc and the impedance to be low (i.e. 50Ohms, or 1 Ohm).
Set the VDC value to be a variable, such as "vin".

On the output side, put a psin port to GND and port #2.
Set the psin port impedance to be very high (i.e. 1 Meg). This is so the DC current going through it won't load down the logic gate much. Putting a large series cap (DC blocker type) is risky in that the frequency of your sweep may be affected by it.

Now run a SP analyses over the variable vin. Set the frequency to be very low (i.e. 100Hz) so that parasitic capacitance to substrate won't affect your measurement.

To get the capacitance, plot the ZM(1) for input port or ZM(2) for output port. You can do it through the calculator or the main display dialog. Plot just the imaginary component.

The ZM(1) can be plotted as capacitance by the equation: 1/(2*3.1416*100*imag(ZM(1)))
Where 100 is the 100Hz frequency. If you use something else then change that.

Greg
 

Hughes

Advanced Member level 3
Advanced Member level 3
Joined
Jun 10, 2003
Messages
715
Helped
113
Reputation
226
Reaction score
26
Trophy points
1,298
Activity points
5,984
cadence,sp,zm

Increase the input voltage linearly, and measure the input current. Then
C = I / (dV/dt)
Code:
Vin in 0 pwl 0 0.0 10n 2.5
.meas tran imax min I(Vin)
.meas tran Cin param = '-imax / (2.5/10n)'
.tran 10p 10n
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top