Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

cadence layout extraction

Status
Not open for further replies.

uday076

Newbie level 1
Joined
Jul 7, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
hi all ,

I have a layout of a small cell and need to extract the layout for parasitics including the interconnect parasitics.I used the extractor in virtuoso but the spice file generated did not include the res/cap of poly and metal1.Can anyone please let me know a way to extract the interconnect parasitics too in cadence virtuoso environment?.

thanks
uday
 

Maybe you are using the extractor of Diva. There are better tools which can also work with virtuoso. The two mostly used are Assura from Cadence and Calibre from Mentor.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top