Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence ASIC flow: how to get delays in BuildGates.coz?

Status
Not open for further replies.

smith_kang

Member level 5
Joined
Jan 22, 2005
Messages
89
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
861
Cadence ASIC flow

hi all
can anybody tell me how to get delays in BuildGates.coz i'd synthesise a circuit but not getting any timing.i included default libraries.
 

Cadence ASIC flow

Hi, smith_kang

Could you paste your scripts detail?
 

Re: Cadence ASIC flow

you can write its sdf out, or simulate it with library ...and seem people do it with no any big problem. read menual.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top