Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

C-Based Verification Environment

Status
Not open for further replies.

paulki

Full Member level 2
Joined
Mar 25, 2006
Messages
123
Helped
25
Reputation
50
Reaction score
15
Trophy points
1,298
Location
Bangalore
Activity points
2,108
Hi,
In C-based verification environment (Assume Testbench, Testcases and all environment components like Monitor, Checker, Score-boards all are written in C, DUT is written either Verilog/VHDL) how to create Clock Source? In such a verification environment is there any other difficulties to be faced?
Please answer this question, since I'm not worked in any complete C-based environment. Please ignore this question if at all not relevant.

-Paul
 

sharanbr

Junior Member level 1
Joined
Aug 31, 2007
Messages
17
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,422
Hi Paul,

In my experience, I have always seen requirement to use a HDL along with C to create a verification environment. How much you would want to accomplish in C and how much in HDL varies.

In C+Verilog environment, the timing aspects are modeled in verilog and things like dynamic memory allocation, data structure etc are kept in C

The communication between verilog and C is established using PLI.
Always remember that the C is passive in this type of environment and has no notion of time as such. For example, it cannot wait for 10 clock cycles, 10 ns etc.

In this type of environment, remember that a thread that can suspend and resume can never be in C. A typical example is test which calls/triggers many other methods and waits until action is completed. So the test thread has to be in verilog.

Similarly, some people use systemc instead of verilog to model timing.

I have so far not seen an verification environment that completely runs in C. Even in case there are some examples, there will always be under the hood HDL engines that might be transparent to user but will run nevertheless.

There are some techniques to create verification environment completely in C, but the effort required and the limitations these methods impose are too many.

Regards,
 

    paulki

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top