Non AMP

Buffer backpressure for on-off flow control

Thread starter promach
Start date Apr 1, 2019

Status: Not open for further replies.

Apr 1, 2019

#1

P

promach

Advanced Member level 4

Could anyone explain the buffer backpressure timeline ? Why there are still multiple number of flits being sent out in between a clock cycle ?

Status: Not open for further replies.

Similar threads

Y
BRAM CONTROL ISSUE
- Started by YoungEN
- Nov 4, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
N
usb host controller on fpga
- Started by nawel
- Oct 15, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
K
SDRAM on CycloneV
- Started by kerob_labs
- Nov 27, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
M
Looking for a communication project based on FPGA and PC and W5300
- Started by MLSD
- Aug 23, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
B
Rounding off values while dividing.
- Started by BojackHorseman
- Nov 7, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design