Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I didn't get u
can u explain me more clearly
buffer adds delay it will not reduce delay it will increase the delay i think bcoz whn we add buffer in the case of clock to flop it will add the delay right??
If it reduces power consumption then we can use buffers then why the two inverters is the best???
can u explain me in detail??
Added after 2 minutes:
If we want more propagation delay then we can use buffer right instead of two inverters in series...
thn why we are not using those in the case of timing??