Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Buck Regulator Process variation

Status
Not open for further replies.

vleam13

Member level 1
Joined
Mar 3, 2010
Messages
37
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,560
May I know whant is the effects of process variation (MOS Vth etc) on buck regulator characteristic. For example efficiency, load regulation, line regulation etc.
 

goldsmith

Advanced Member level 5
Joined
Dec 14, 2010
Messages
3,986
Helped
739
Reputation
1,482
Reaction score
725
Trophy points
1,413
Location
Tehran - IRAN
Activity points
24,529
Hey Gentleman!
Hi
What do you mean by that? say your question more clear than this.
All the best
Goldsmith
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,510
Helped
2,169
Reputation
4,344
Reaction score
2,058
Trophy points
1,393
Location
USA
Activity points
60,050
To the extent that VT affects on resistance, you will affect
conduction losses.

Your line / load regulation probably follow deltaL and Tox,
the gm and output impedance of gain stage elements.

Changes to timing (all of the above) can modify the amount
of power switch and predriver conduction overlap, a key
switching loss term.
 

vleam13

Member level 1
Joined
Mar 3, 2010
Messages
37
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,560
Hi Goldsmith,

Currently I am running the simulation for Buck converter.
I need to run with process variation (High Vth MOS corner, Low Vith MOS corner, High resistance reisitor corner, Low resistance resistor corner), temperature variation and Input voltage variation to make sure all simulation items in specification.
The simulation items consists of Efficiency, Load Regulation, Line Regulation etc.

It is very time consuming to run simulation through all combination. So, I am planning to select to worst case condition for each simulation items.
For example:
lowest Effiency condition: MOS vth High or Low, resistance high or low, temperature High or Low, Vin High or Low..... but I have no idea how to choose.....

Thanks.

regards,
vleam
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,510
Helped
2,169
Reputation
4,344
Reaction score
2,058
Trophy points
1,393
Location
USA
Activity points
60,050
If you can't predict the effect then you have to run the corners.
And the thing about DC-DCs is, there are many competing spec
dimensions, for any given corner you will likely improve some and
degrade some others.

Selecting imaginary worst cases leaves a good possibility that
you were wrong and will be surprised later. You ought to derive
your understanding from simulations during the early design
phases and note block-level corner sensitivities, and make sure
you hit the significant ones, if you want to play that kind of
game. But thoroughness is better, even if it costs you time.
 

vleam13

Member level 1
Joined
Mar 3, 2010
Messages
37
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,560
Thanks Dick,

Looks like I need to spend some time to run through all corners.......

---------- Post added at 01:33 ---------- Previous post was at 01:32 ----------
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top