Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Bt656_4:2:2 format vhdl code

Status
Not open for further replies.
You need to do a sliding average of Cb and Cr during the period. The output needs to be:

Y0
(Cb0+Cb-1)/2
Y1
(Cr0+Cr1)/2
Y2
(Cb2+Cb1)/2
Y3
(Cr2+Cr3)/2

--etc
 

this also means that you will need a small memory to store 2 pixels (current and past)
 

You will also need a fifo to get the data across the clock domains as the output will be running 2x input speed.
 

Thanks buddy.... i m getting the ycbcr format, but now the problem is i m getting only the odd frames not the even frames, i think my problem is the line count of 525, which 3/19/240--- 3 lines for eav, sav format/ 19 lines blanking/ 240 lines ycbcr data(odd frames)
3/20/240--- 3 lines for eav, sav format/ 19 lines blanking/ 240 lines ycbcr data(even frames).. could u suggest me where i m doing mistake., but in some of the datasheets it is given as for NTSC format we have to do 262.5 scan lines... i have no idea regardin this, i m stuck up here.........
 

I think you mean field, not frame (a frame is made up of two fields).

How is the data you have actually formatted? is it a data stream with embedded TRS codes? or separate VSYNC and HSYNC signals?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top