Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Book for Verilog Synthesis using Synopsys Design Compiler

Status
Not open for further replies.

knataraj

Newbie level 5
Joined
Apr 22, 2004
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
94
verilog synopsys design compiler

Hello!

I am in need of a Book that teaches me how to code and synthesize Verilog using Synopsys DC. I need something like Weng Fook Lee's VHDL book based on Synopsys. Or if there is some online material or a tutorial that gives me an overview of DC for running verilog, that would be fine too. I tried coding Verilog and ended up having some errors and some commands like the "initial" not being accepted.

Thanks in advance!
 

sarath51

Full Member level 2
Joined
Dec 11, 2002
Messages
134
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Activity points
985
synopsys verilog synthesis

There are some books posted on this forum like HDL chip design by smith and verilog synthesis primer by J basker and Adavanced ASIC synthesis book. The combination of these three should be able to get code and run dc shell
 

nemolee

Full Member level 3
Joined
Dec 28, 2004
Messages
155
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
1,458
write -f verilog, synopsys

I give you an advice. You are better to learn synthesized verilog than sythesis using tool's compiler if you are the first time to study HDL language. And you want to learn how to code the synthesized verilog, a book is for your reference. I learned the sythesized verilog and behavior verilog from this book. The book name is "A guide to digital design and sythesis, SAMIR PALNITKAR, SunSoft Press"
 

jinruan

Junior Member level 3
Joined
Dec 8, 2004
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
349
synopsys verilog for synthesis

you can read synopsys tutorial book or paper. it's completely.
 

xiongdh

Member level 4
Joined
Jul 18, 2002
Messages
76
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
china mainland
Activity points
682
asic synthesis book

the synopsys on line document is very good.also the workshop.
 

stormwolf

Advanced Member level 4
Joined
Jan 3, 2004
Messages
113
Helped
12
Reputation
24
Reaction score
0
Trophy points
1,296
Activity points
777
verilog synthesis primer

First , read the workshop, do the lab.
then, read synopsys userguild.
 

smith_kang

Member level 5
Joined
Jan 22, 2005
Messages
90
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
861
Re: Book for Verilog Synthesis using Synopsys Design Compile

hi
for your topic read Advance ASIC synthesis By Himanshu Bhatnager.he has explained wrt to Synopsis designcompiler and prime time
all the best
 

crazy_man

Member level 3
Joined
Dec 29, 2004
Messages
62
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
411
Re: Book for Verilog Synthesis using Synopsys Design Compile

Advance ASIC synthesis By Himanshu Bhatnager is an excellent book for having an overall view on Synopsys flow...

The sysnopsys tutorials could be of great help as well..
 

bluebyte

Newbie level 4
Joined
Jan 27, 2005
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
42
Re: Book for Verilog Synthesis using Synopsys Design Compile

you can first read this book, "Verilog HDL Synthesis: a practical primer" by J.Bhasker. Then "Advanced chip synthesis ...(second edition)".
 

ken_80

Newbie level 3
Joined
Jan 26, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
33
You can read the Synopsys's Verilog HDL synthsis text which will tell you how to write in verilog and systhsize.But I think you should first read simple book about verilog and testbench.The question you ask is the most simple phenomenon in the IC logic desing.
 

gaonkc

Advanced Member level 4
Joined
Jul 16, 2004
Messages
104
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
635
you can read the verilog HDL synthesis and synopsys sold document.
 

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Last post on this thread was on 2005, today is 2014...

What are the most recommended books on Synthesis today?
 

dave_59

Advanced Member level 3
Joined
Dec 15, 2011
Messages
822
Helped
363
Reputation
730
Reaction score
357
Trophy points
1,353
Location
Fremont, CA, USA
Activity points
6,756
Not much has changed in the area of Verilog Synthesis in 20 years. The only feature I see people use from Verilog-2001 is always @(*). If you want to go the updated route, look at "SystemVerilog for Design"
 

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
I meant good books for usage of Synopsis DC-Topological or ICC... If someone wrote such books...
 

englishdogg

Full Member level 5
Joined
Jan 10, 2012
Messages
250
Helped
38
Reputation
76
Reaction score
40
Trophy points
1,308
Location
India
Activity points
2,742
Product based books are never published to my understanding. Product focus books are only the documentation that goes with the product and its installation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top