Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

bit error condition in a bus

Status
Not open for further replies.

Emb4U

Member level 3
Joined
Jan 18, 2014
Messages
56
Helped
9
Reputation
18
Reaction score
8
Trophy points
8
Location
Bangaluru
Activity points
321
Please explain about the bit error in CAN protocol.
 

In a CAN communication , in data field ,the node found a wrong bit instead of the original bit(means found dominant instead of recessive/ recessive instead of dominant) then which error occurs.

Please suggest me.
 

I am also confused about this.
Please help us if anybody know.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top