Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

BIP(Bit Interleaved Parity)- VHDL Code

Status
Not open for further replies.

kuseraj

Newbie level 5
Joined
May 23, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
bit interleaved parity-8

Hello all,

I want to implement BIP-8 for SONET/SDH( Bit Interleaved Parity) for FPGA.

Anybody is having VHDL code, please inform.

with regards,
rajendra
Code:
 

megastar007

Member level 4
Joined
Feb 20, 2007
Messages
71
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,288
Location
Munich
Activity points
1,662
code for bit interleaved parity

It is very easy.


parity(0) <= data(0) XOR Data(8) XOR Data(16) XOR Data(24) XOR initial(0) ;
parity(1) <= data(1) XOR Data(9) XOR Data(17) XOR Data(25) XOR initial(1);
---

----

parity(7) <= Data(7) xor Data(15) XOR Data(23) XOR Data(31) XOR inital(7);


for next word parity(7 downto 0) will be initial(7 downto 0). So, it continues till end of frame
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top