Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

big challenge to all the signal engineer

Status
Not open for further replies.

chuan556

Member level 2
Joined
Sep 5, 2005
Messages
48
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,708
hi,i have a question to ask,i pump in the square wave to one circuit then i measure the voltage of the driver,but the result that i get is square wave that keep on increasing like in the attachment,why?
i set the termination as 50 ohm,driver and trace 50 ohm,it should no reflection right?but through simulation the result is totally different,any explaination?

the circuit is driver connect to receiver through via and refer to ground,it is complete loop.

thanks.

rgds,
chuan556
 

What's the input impedance you see through the transimission type?? you should calculate it not only the c/cs impedance of the line, as |Γ|=(ZL-Zc)/(ZL+Zc) ....

If the combination of ZL and Zc gave positive Γ, then you may get overdamped wave at the driver side.

I hope that helped somehow :)

BR
Ahmad,
 

Re: offset or oscillation from driver on 50ohm line

You have not given us enough information to say.

Run the simulation for longer. Does it reach a steady DC offset or is it an oscillation?
 

the simulation result will keep on increasing no matter how long you run it,sorry forgot to mention
 

If it increases forever then your simulation clearly does not reflect reality. Any practical driver is limited by it's power supply.

We still need lots more information.

What simulator software are using using?
What driver circuit are you simulating?
 

i am using speed2000 and the driver just a voltage source.
is it because of reflection so it keep on increasing?
 

Your graph of the voltage shows a DC offset. That is not a reflection.
 

may you explain what is dc offset?and how it can prevent?
 

Put your schematic if you want get answer.
If you aply to any circuit an ideal source and measure output signal of this source you will get square wave, because driver has zero impedance and will provide square wave independent on load.
 

Fom said:
Put your schematic if you want get answer.
If you aply to any circuit an ideal source and measure output signal of this source you will get square wave, because driver has zero impedance and will provide square wave independent on load.

sorry i forgot to put in the schematic,the problem is the square wave keep on increase ,why?
 

chuan556, why you put doc file with macros inside ? Is it much easy to put jpg by printscreen utility? What the macros inside your file is used for ?
 

artem said:
chuan556, why you put doc file with macros inside ? Is it much easy to put jpg by printscreen utility? What the macros inside your file is used for ?

i dont know what the marcos is,i try to download and i found that doc is ok.
anyway i convert it to pdf form in order to make it easier for everyone to view
 

i had done the simulation with longer time,and i found out what throwaway18 said,the increment will stable and remain at there.
so i began to wonder why the circuit can be like that since the trace which i am using is short(around 1" and the rise/fall time for my signal is average(1n),so it shouldn't be like that so any reason to explain this?
 

I dont know the simulation tool you are using and the nature of simulation

Are ground and power planes somewhere DC connected ? If it is not - that is the effect of the grounds-power planes or other capacitance, its charging effect is seen in increasing DC level on signal plot.

Of course, i could be badly wrong )
 

artem said:
I dont know the simulation tool you are using and the nature of simulation

Are ground and power planes somewhere DC connected ? If it is not - that is the effect of the grounds-power planes or other capacitance, its charging effect is seen in increasing DC level on signal plot.

Of course, i could be badly wrong )

may be you are right, i suspect that it is caused by my pwr and gnd but is there any way to reduce it?or make it disappear so that i can get a nice waveform
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top