Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Biasing transistors VS lowering the voltage on the transisto

Status
Not open for further replies.

walters

Advanced Member level 2
Advanced Member level 2
Joined
Jun 5, 2005
Messages
599
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
7,730
Whats the difference when you Baised linear operation a transistor but turn down the voltage is starts to distort or break down making it unbiased?

What is this called when your power supply voltage is not biasing the transistor right? because the voltage is so low?

What does it do to the transistor when the voltage is so so low? and what is this called when u do this to a transistor?
 

when u are designing the biasing circuit, u know or assume the supply voltage right? then whats the point in later reducing the supply? how will the design hold true then?
 

Re: Biasing transistors VS lowering the voltage on the trans

cause im altering the design or transistors by changing the overall voltage to them
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top