Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Biasing of FinFETs in LP mode

Status
Not open for further replies.

sandeepgargvlsi

Newbie level 1
Joined
Feb 7, 2017
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
0
Activity points
0
Can Anyone tell, how to bias FinFET in Low Power (LP) mode. What are the voltages to be applied.
Thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top