Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Biasing Fully Differential Amplifier with folded cascode

Status
Not open for further replies.

firasgany7

Junior Member level 1
Joined
Oct 11, 2019
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
206
Hi Guys,
I'm trying to design the op amp in the attached article.
I'm using 100uA current source and I'm trying to make a bias circuit in order to make all transistors in saturation and I don't know how to make that.
1.JPG
2.JPG
3.JPG
4.JPG
5.JPG

differential input is +-0.5v.
common mode input: 1v
and I used the W/L ratios for the transistor from the article.

Thanks,
Firas
 

Attachments

  • Design Procedure for Fully Differential Folded-Cascode CMOS Operational Aplifier - Sudin Mallya.pdf
    352.9 KB · Views: 5

Akshaay

Advanced Member level 4
Joined
Jul 13, 2018
Messages
112
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
806
Hi,
For designing current mirrors, you should not use a ideal current source because you can get into trouble while replacing that current source.
I dont know about the VDD value of your technology but you can simply start with a resistor ladder instead of current source and then copy the current.
For biasing circuit, you can go with stacked transistors(or search for advanced current mirrors) which will help you in designing your biasing circuit.
Since you have not mentioned what gain value you are targeting, it would be good if you start with minimum biasing current(like 10uA), then you can increase the size accordingly.
Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top