Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Bias point for class AB power amplifier CMOS in Cadence

Status
Not open for further replies.
A

Andriy7

Newbie level 3
Joined
Jan 19, 2016
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
30
Hello!

I am designing in Cadence a power amplifier Class AB with output power 20dBm.
Supply voltage is 3.3V, frequency 2.4Ghz, cascode topology, 130nm CMOS .

What is the correct methodology for calculate the DC Bias for class AB amplifier?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top