Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Between Asymmetric and Interleaved Mode

Status
Not open for further replies.
W

watertreader

Full Member level 3
Joined
Dec 2, 2005
Messages
174
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,296
Activity points
2,560
Read about them in some memory storage mode of DDR2 RAM for intel machine when using matched(interleaved) and unmatched(asymmetric) RAM

Just wonder how different are they from one another? From wiki, interleaved mode simply transmit the message(data bits) in certain mode n order. What about asymmetric?

Also it is said on intel site that interleaved mode have higher throughput but it seem that it should have higher latency due to longer time to sent a complete message? So why is this so? Because of better error recovery?

THanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top