behavioral verilog to structural verilog

[punj33]

I want to to parse structural details out of my behavioral verilog.
I tried from synthesis report (.syr), but that depends upon device isn't it ? Are there any available tools ?