Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Basic Verilog doubt timing

Status
Not open for further replies.

firozjdang

Junior Member level 2
Joined
Feb 15, 2009
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,419
Whats the difference between #5 q <= d; and q <= #5 d;
I tried the simulations but just got confused, help appreciated.
Thanks!
 

First statement assigns the current value of d to q after 5 time units. While second statement assigns the value d after 5 units to q. It is well explained in "Verilog HDL" by samir palintkar with example and timing diagram.
 
Last edited:
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top