Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Basic doubt in analog design in cadence

Status
Not open for further replies.

tshankar501

Member level 2
Joined
Dec 26, 2004
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Arizona, US
Activity points
362
When I design an op amp, I notice that if I increase my (W/L) ratio of input transistors to a large extent (kkeping L to some constant value), then vds > vdsat and vgs <vth and the result browser shows that the region of operation is 3. I suppose that region 3 indicates that this is operating in subthreshold region according to the cadence manuals....

Am I allowed to operate in this region? Mathematically, increasing (W/L) in the equation

vgs = vth +sqrt((2*Id)/(kn'*(W/L)) shows that vgs-vth cannot be negative if we neglect the negative sign in the while doing sqrt.....
 

the subthereshold region follows an exponential law not the ordinary square law.
about wether u use it or not, it depends on the modeling ,if it is good then i don't see any problem, actually low power applications usually use this region for the low current and high gm
 

oh, so even when vgs <vth, we can operate in this threshold region....then its cool but is there any problem associated with the stability of the closed loop if we operate in this region....since I always encountered stability problems if i operate in this region....my phase margin would be so low or even negative if I operate in this region....
 

well, the stability and the operation region are two set of problem and they are not really related each other, you still need to go through the stability analysis with this operation.
 

the only problem that i am aware of i that u cann't get good gm at high frequencies
 

transistor ft at subthreshold region is much smaller than that at saturation region.
 

I designed a cascode as well as a folded cascode amplifier and for both, I observed that when I increase the (W/L) of the input transistor to a very large extent the circuit loses stability as well as the fT of the whole circuit increases by a large amount....I dont know how did it happened.....

Added after 2 minutes:

I suppose that a RHP zero occurs because of the high cap.....but i dont have the reason....if somebody had encountered, could you please explain about this....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top