Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Basic CMOS Question-how current gets from source to drain

Status
Not open for further replies.

vlsi123

Member level 1
Joined
Mar 18, 2009
Messages
32
Helped
6
Reputation
12
Reaction score
6
Trophy points
1,288
Activity points
1,513
Basic CMOS Question

Hi,

In Saturation, the channel region is pinched off well before the drain. then how does current get from source to drain resulting in large drain current.?

Thanks,
 

Re: Basic CMOS Question

vlsi123 said:
Hi,

In Saturation, the channel region is pinched off well before the drain. then how does current get from source to drain resulting in large drain current.?
Thanks,

At first, your question is related to FET properties in general - not specifacally to CMOS.
At second, "saturation" does not mean that the "door is closed". Instead it decribes something like an equilibrium between energy resp. velocity of the carriers (electrons or holes) and the channel width which in turn becomes smaller when the drain-source voltage (and with it the carrier velocity) rises.
 
Re: Basic CMOS Question

One correction...

In saturation, its a constant Current rather than interpreting as the max drain current. Bcoz the value of Ids can also be varied by changing the Gate voltage!!
Hope u can recollect the Ids Vs. Vds graps ( for various values of Vgs)
 

Re: Basic CMOS Question

Goldeneagle said:
One correction...
In saturation, its a constant Current rather than interpreting as the max drain current. Bcoz the value of Ids can also be varied by changing the Gate voltage!!
Hope u can recollect the Ids Vs. Vds graps ( for various values of Vgs)

Correction of the correction:

In saturation, the current is NOT constant (the Id-Vds curve has a positive slope !).
This effect leads to the well known EARLY voltage (originally defined for BJTs and later adopted to FETs).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top