Banyan permutation Network

Similar threads

• S

  Neural network Equalizer on FPGA

  • Started by Sarvanisatya00
  • Aug 26, 2023
  • Replies: 0

  PLD, SPLD, GAL, CPLD, FPGA Design
• P

  Fast Arbiters for On-Chip Network Switches

  • Started by promach
  • Nov 9, 2019
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• J

  [SOLVED] FYP ideas suggestion on FPGA, or FPGA based network processing/network on chip

  • Started by johnny2231
  • Sep 13, 2019
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• P

  Round-Robin Arbiter Architecture from Efficient microarchitecture for network-on-chip

  • Started by promach
  • Oct 23, 2019
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  [moved] verilog code of a neural network

  • Started by krishvamsi
  • Apr 3, 2019
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design