# balancing logic utilization and area efficiency in FPGAs

Status
Not open for further replies.

#### smalloof

##### Newbie level 5
balancing logic utilization and area efficiency in FPGAs

Available here, found with g00gle:
www.ecs.umass.edu/ece/tessier/tessier-fpl00.pdf

1 warning sent .
- check on elektroda if doc is present or a link to it is present (use search)
- check if doc is available on the internet (use google).
If it is on the internet but there is no link in elektroda then you can post