Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

bad rise time in eye diagram link to speed

Status
Not open for further replies.

yefj

Advanced Member level 4
Joined
Sep 12, 2019
Messages
1,189
Helped
1
Reputation
2
Reaction score
3
Trophy points
38
Activity points
7,172
Hello,In the eye diagram bellow the top Wall distortion is caused by transmition line induction voltage drop.
the side wall low slope (big rise time)could be caused by high data rate .
why high data rate causes the slope to decrease thus getting high rise time?
Thanks.

1615375508878.png
 

Hi,

High datarate means the edge to edge time becomes smaller.
Thus the time in the eye diagram becomes smaller.
While dv/dt stays constant it "just looks like" in the picture the slope decreases.

At least this is how I interprete your worries.

Klaus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top