Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Bad PMOS with high Threshold Voltage

Status
Not open for further replies.

joyce2002

Newbie level 4
Joined
Jul 7, 2008
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,341
Hi Guys,

I have a question here.

I encountered one bad PMOS which requires 1.2V (Threshold Voltage) to turn on compared to a good PMOS which only requires 0.7V (Threshold Voltage) to turn on, in one of my failure analysis on a FPGA device.

I would like to find out what is the root cause which can cause the PMOS to turn on at a higher Vt.Could it due to the length of the channel between Drain and source? When the length of the channel increases, the resistance also increases, thus, more voltage is needed to drive electrons from drain to source? Eventually the Vt is higher in order for the transistor to turn on.
 

ab_ba

Newbie level 6
Joined
Apr 29, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
USA
Activity points
1,348
Hi
You can find precise description about this question in Analog circuit design B.Razavi.
Regards
 

joyce2002

Newbie level 4
Joined
Jul 7, 2008
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,341
Hi,

Could you explain further? I've already pre-order the book and it need some time before i can get the book.

Thanks!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top