Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[BackEnd] Multi Power Domain Design (using UPF)

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
887
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,861
Hi All,

Do someone can tell more about the Multi Power Domain Design (using UPF)?

As far as I know, UPF is a TKL file, which define the power optimizations during synthesis. Correct?

But how can it do it?

Thank you!
 

artmalik

Full Member level 5
Joined
Mar 13, 2013
Messages
255
Helped
89
Reputation
178
Reaction score
87
Trophy points
1,308
Location
San Diego
Activity points
2,997
well it is more to do with IP generation ....the IP provider provides UPF file for the blocks (voltage of operation,shutdown,powerdown,isolation cells etc)....basically anything which cannot be provided in Verilog and .libs. you should have UPF file for the .libs or .libs should be generated with UPF parameters like power_down_function, isolation cells)....

then there are other UPF constraints that are needed at the block level : if block A is working at 1V and block B is working at 0.75v then UPF constraints have to be written at the interface level. IEEE_standard 1801-2013 which covers how UPF can be used at various of design cycle and it is not just synthesis.
 
  • Like
Reactions: 61ping

    61ping

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top