Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

AXI write transaction

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Visit site
Activity points
6,828
Does an AXI master wait to capture the BVALID and BRESP from slave for the first write transaction, before providing the next write address? Does the AXI specification particularly state anything or any restrictionabout the above?

The answer to the first question seems to be yes by intuition. But does the AXI specification mention that?

Can the BREADY be low before assertion of BVALID? It appears from the AXI specification BREADY can go low before assertion of BVALID. Please share what you think.
 

Before the next write transaction the slave assert the BVALID and master should accept the BVALID by asserting the BREADY for the previous transaction.
The BREADY can be low before the assertion of BVALID.
"BVALID must remain asserted until the master accepts the write response and asserts BREADY"
 

Before the next write transaction the slave assert the BVALID and master should accept the BVALID by asserting the BREADY for the previous transaction.
[/I][/B]

Are you stating then master will have to accept the BRESP for the previous write transaction before issuing the WADDR, WAVALID, WVALID and WDATA for the next transaction? Where in AXI specification it is stated what you are writing here?

Regards
 

No,
the master can give the next address and the slave can validate that address too. (pipe-lined addressing).
Only thing is that the master should accept the BVALID by asserting the BREADY, before the next assertion of BVALID and BREADY.

But where in AXI specification all the above are stated?

Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top