Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

AXI throughput & latency

Status
Not open for further replies.

pawangupta

Junior Member level 1
Joined
Jul 10, 2010
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bangalore
Activity points
1,399
Hi all,

I had designed AXI Master & Slave interface....For which i want to know the followings:
What is meant by AXI bus throughput? From which point to which point it is measured? How to calculate it? What is meant by AXI bus latency? How to calculate it?

Please help me on this...

Thanks
Pawan
 

master and slave are 2 different entities here, so if u have designed them directly such that the o/p of that particular master is input to the particular slave such as the IP = (master + slave),
the throughput = total no of bits per cycle at the slave o/p and latency is the no of cycles taken to deliver the data at slave o/p from the masters input.

hope u understand and i am making sense.
 
  • Like
Reactions: sree205

    sree205

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top