Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

AVR model bug in Proteus VSM 5.20.7

Status
Not open for further replies.
M

michu

Newbie level 6
Joined
Dec 6, 2001
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Poland
Activity points
8
proteus dll avr

There is a serious bug in AVR model in Proteus VSM :!:

It seems that the simulator pushes a return address of CALL instruction with bytes in wrong order, which is difficult to trace because of RET instruction also working that way.

The problem occures when you want to run e.g. AvrX in Proteus VSM env., because of IJMP instructions used in context switching....

Does anyone know if the bug is removed in Proteus 6.0 or how to patch original AVR dll to cure the problem :?:
 

avr proteus vsm bug

Also in version 5.20.07.

The simulator does not recognise the BLD instruction. It is just executed as a NOP. A way to overcome this bug is to use the CBR or SBR instruction, for T=0 or T=1 resp.

Wonder whether this bug is solved in version 6???
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top