Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Automotive Voltage Regulator Analyzer

Status
Not open for further replies.

abuhafss

Full Member level 2
Full Member level 2
Joined
Aug 8, 2010
Messages
142
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Visit site
Activity points
2,383
Hi

I am trying to build an analyzer for Automotive Voltage Regulators (AVR), which will determine the type and the preset cut-off voltage.

Basically, there are 2 types..... PNP circuit with Positive output and NPN circuit with Negative output. Very basic circuits of both types are attached for quick reference.

When a DC ramp is applied to a PNP-AVR, the output will also be a ramp until the cut-off voltage is reached. At cut-off voltage, the output will drop instantly to almost zero. On the contrary, when a DC ramp is applied to an NPN-AVR, the output will be below 1V until the cut-off voltage is reached. At cut-off voltage, the output will shoot instantly to the cut-off voltage and continue to rise further. The output behaviors can be understood with the help of diagram attached.

The schematic for the proposed analyzer is also attached. Initially when the circuit is powered on the ramp generator will constantly be supplying 5V. These 5V will be enough to power on the AVR (under observation). An output of about 5V will activate the PNP LATCH circuit and light up the green LED indicating the AVR is PNP type. An output below 1V will activate the NPN LATCH circuit and light up the blue LED indicating the AVR is NPN type. Next, closing the switch at top-right will generate ramp which will be feed into the AVR.

Before going for the physical assembling, I am trying to simulate in LTSpice. However, the output from the AVR if feeded directly into the Op Amp, does not allow to generate the ramp. If a diode is connected, the ramp is OK. However, the voltage after the diode is increased, which fails the schematic. I want to know if this is a real issue or only limited with LTSpice. If it's real how to resolve it. For reference the simulation output is also attached.

By the way, suggestions to the improve the schematic will also be appreciated.

Thanks for the help.
 

Attachments

  • AVR.gif
    AVR.gif
    6.6 KB · Views: 77
  • AVR output.gif
    AVR output.gif
    6.2 KB · Views: 65
  • AVR Analyzer scheme.gif
    AVR Analyzer scheme.gif
    35.1 KB · Views: 82
  • AVR analyzer simulation.gif
    AVR analyzer simulation.gif
    15.5 KB · Views: 75

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top